Monthly Archives: May 2017

DesignLab – Using Papilio as Stand Alone Logic Analyzer

The Papilio FPGA Logic Analyzer (PLA) kit is a fully featured logic analyzer that has its roots in the Open Bench Logic Sniffer (OLS) project. We took all the tricks we learned from designing the FPGA side of the Logic

Posted in Uncategorized